Originally posted by: stephen2615
I was just wondering if there were any best practices for the 4 Gbps ports on the USP. Considering the microprocessor architecture has not changed, does the USP cope well with doubling the speed of the FED ports?
Has anyone changed the FED ports and found any issues such as not actually getting any speed increases?
Is there anything that we could do to ensure the system behaves itself?